An Analog Turbo Decoder for an (8,4) Product Code
نویسندگان
چکیده
This paper illustrates how analog circuitry can be used to decode turbo and turbo-like codes. For ease of exposition, the focus is on a simple two dimensional product code comprised of a 2 by 2 array of (3,2) single parity check codes. It is shown that the heart of the decoder is a soft exclusive-or operation which is easily implemented in analog as a modified Gilbert multiplier. Finally, a complete decoder design is presented which is capable of achieving throughput on the order of hundreds of Mbps.
منابع مشابه
Analog Sliding Window Decoder Core for Mixed Signal Turbo Decoder
The application of turbo codes in modern communication systems makes decoding a time and power consuming task. It is known that analog decoder are superior to digital decoder designs in terms of speed and power consumption. The fact that a modification of a single code parameter like the block length requires a new analog decoder implementation, in combination with a complexity, which grows lin...
متن کاملA High-Speed Analog Turbo Decoder
A new type of iterative decoders based on analog computing networks, which are used to decode powerful error-correcting schemes, such as Turbo and Low-density parity-check (LDPC) codes, outperform their digital counterparts in terms of power consumption and speed. Only few analog Turbo decoders, all of them based on CMOS subthreshold technology have been implemented till now. This paper aims to...
متن کاملAn all-analog CMOS implementation of a turbo decoder for hard-disk drive read channels
In this work we present a full analog turbo decoder for hard-disk EPR-IV read channels in CMOS technology. The design is based on a current-mode approach developed by Loeliger et al. [1], for the analog implementation of sum-product algorithms. The circuits main attractions are the coding gain offered by turbo codes over the uncoded EPR-IV channel, and the relative simplicity and power efficien...
متن کاملHigh-throughput Block Turbo Decoding: From Full-parallel Architecture to FPGA Prototyping
Ultra high-speed block turbo decoder architectures meet the demand for even higher data rates and open up new opportunities for the next generations of communication systems such as fiber optic transmissions. This paper presents the implementation, onto an FPGA device of an ultra high throughput block turbo code decoder. An innovative architecture of a block turbo decoder which enables the memo...
متن کاملComdined Turbo Block Decoding and Equalisation
In this paper, the combination of equalization and turbo decoding is studied. In the iterative decoding of a product code in block turbo coding system, the equalization process is performed within the iteration loop. The present study aims to investigate the decision feedback equalizer (DFE) incorporated in the iterative decoding. Simulation results show that the more severe the channel interfe...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002